查詢結果分析
相關文獻
- 高介電絕緣層對先進金氧半場效應電晶體元件影響之研究
- An Analytical Threshold Voltage Model for Short-Channel Intrinsic-Type Silicon-on-insulator(SOI) P-Channel Metal-Oxide-Silicon (PMOS)Devices Based on Partitioning of Holes
- 奈米級先進金屬氧化半導體(MOS)元件的有效通道導電性
- Estimation of W-polycide Gated Process with Superior Device Behavior in Deep Sub-μm CMOS Technology
- 無電阻元件之電源軌線間靜電放電箝制電路
- NH₃電漿氮化技術在Hf-silicate/Gd/TaC NMOSFET上之研究
- 超薄層矽金氧半場效電晶體在不同輕摻雜汲極與袋型離子佈值濃度對短通道效應之影響
- 次臨界電壓之標準元件庫與設計方法
- Electrical Characteristics Analysis with 3-D Simulation on FinFET
- 具有不同界面層材料之奈米級高介電絕緣層互補金氧半場效應電晶體研究
頁籤選單縮合
題 名 | 高介電絕緣層對先進金氧半場效應電晶體元件影響之研究=On the Impact of High-k Gate Dielectric for MOSFETs: Simulation-Based Study |
---|---|
作 者 | 李薰; 江孟學; | 書刊名 | 宜蘭大學工程學刊 |
卷 期 | 6 2010.03[民99.03] |
頁 次 | 頁65-73 |
分類號 | 448.552 |
關鍵詞 | 短通道效應; 高介電絕緣層; 閘極漏電流; Short-channel effects; High-k gate dielectric; Gate leakage current; |
語 文 | 中文(Chinese) |
中文摘要 | 為了滿足現今市場對於電晶體其體積小、省功率、降低成本及提高速度的需求,而採取先進微影的技術以達到目的,但相對在元件內部的物理現象會造成電晶體的特性變化,像是短通道效應、汲極引致能障下降(DIBL)等等,使得特性曲線偏移。為了克服此問題,於是造就元件的演進,甚至從元件取代材料著手,目前已知把氧化層材料由原先的二氧化矽氧化層,改為使用High-κ材料,即高介電絕緣層,更能降低閘極漏電流、改善次臨界擺幅(subthreshold swing),且當溫度改變時,它的臨界電壓相位移變化也比二氧化矽小[Boucart et al, 2007],基於這些良好特性,我們將深入研究並驗證其產生的物理現象及相關電場影響。 |
英文摘要 | In order to meet the IC application requirements in reduced transistor size and power consumption and higher speed, advanced lithography technology has been developed aggressively. However, as the transistors continue to scale, their physical characteristics have changed significantly due to short-channel effects, drain-induced barrier lowering (DIBL), etc. In order to overcome the scaling obstacle, new materials and novel transistor structures are being sought. For reducing gate leakage due to direct tunneling, high-κ materials have replaced conventional silicon dioxide. This work focuses on evaluating the impact of high-κ gate dielectric for MOSFETs using numerical simulation. |
本系統中英文摘要資訊取自各篇刊載內容。