查詢結果分析
來源資料
相關文獻
- 使用90nm CMOS製程設計一轉換增益24.6±1.5 dB、雜訊指數5.6±0.8 dB及34.4mW之58~66GHz接收機前端電路
- 2.4 GHz Circular-Polarization LNA Receiving-Type and PA Transmitting-Type Active Patch Antennas for ISM Band Wireless Communications
- 應用於DCS 1800系統之低雜訊放大器設計與製作
- 低雜訊放大器設計原理
- 採用0.35微米矽鍺雙極互補金氧半導體製作之TD-SCDMA接收機射頻前端積體電路
- 2.5V 0.25μm CMOS全積體化低雜訊放大器
- Study on Noise Properties and Parasitic Effect of Low Noise Amplifiers with Source Inductance Feedback
- A 1-V 5.8-GHz Low Noise Amplifier in A 0.35-μm Standard CMOS Process
- 正確選擇低雜訊放大器
- Modified Determinations of Stability Criteria for Accurate Designing the Matched Low-Noise Amplifier
頁籤選單縮合
題名 | 使用90nm CMOS製程設計一轉換增益24.6±1.5 dB、雜訊指數5.6±0.8 dB及34.4mW之58~66GHz接收機前端電路=A 34.4 mW 58~66 GHz Receiver Front-End with 24.6±1.5 dB Conversion Gain and 5.6±0.8 dB Noise Figure in 90 nm CMOS |
---|---|
作者 | 王建今; 林佑昇; 李仁豪; | 書刊名 | 奈米通訊 |
卷期 | 22:3 2015.09[民104.09] |
頁次 | 頁25-30 |
分類號 | 448.57 |
關鍵詞 | 直接降頻收發機; 低雜訊放大器; 直接降頻混波器; 馬迅平衡器; 電流重用; Direct-conversion transceiver; LNA; Down-conversion mixer; Marchand balun; Current-reused; |
語文 | 中文(Chinese) |
中文摘要 | 本文提出一個採用標準 90 nm CMOS製程設計之 60GHz接收機前端電路。接收機前端電路包括寬頻低雜訊放大器 (LNA)、雙平衡式混波器、 RF單端至差動轉換器 (STD)、LO馬迅平衡器及基頻放大器。此接收機前端電路消耗 34.4mW,LO-RF隔離度 60.7dB、LO-IF隔離度 45.3dB、RF-IF隔離度 41.9dB、最大轉換增益在 RF輸入頻率 64GHz與 60GHz分別為 26.1dB及 25.2dB、增益 3dB頻寬 7.3dB(58.4GHz~65.7GHz)。與相關文獻比較,最低雜訊指數 5.6dB為目前文獻中 60GHz接收機前端電路的最佳紀錄。此外,所量測之輸入 1dB壓縮點 (P1dB-in)及第三階交互調變截斷點 (IIP3)分別為 -33.1dBm及 -23.3dBm。從量測結果顯示,我們所實現之接收機前端電路非常適合 60GHz直接轉換收機應用。 |
英文摘要 | A 60-GHz receiver front-end using standard 90-nm CMOS technology is reported. The receiver front-end comprises a wideband low-noise amplifier (LNA), and a double-balanced Gilbert cell mixer with a current-reused RF single-to-differential (STD) converter, an LO Marchand balun and a baseband amplifier. The receiver front-end consumes 34.4 mW and achieves LO-RF isolation of 60.7 dB, LO-IF isolation of 45.3 dB and RF-IF isolation of 41.9 dB at RF of 60 GHz and LO of 59.9 GHz. At IF of 0.1 GHz, the receiver front-end achieves maximum conversion gain (CG) of 26.1 dB at RF of 64 GHz and CG of 25.2 dB at RF of 60 GHz. The corresponding 3-dB bandwidth of RF is 7.3 GHz (58.4 GHz to 65.7 GHz). The measured minimum noise figure was 5.6 dB at 64 GHz, one of the best results ever reported for a 60 GHz CMOS receiver front-end. In addition, the measured input 1-dB compression point and input third-order inter-modulation point are 33.1 dBm and 23.3 dBm, respectively, at 60 GHz. These results demonstrate the proposed receiver front-end architecture is very promising for 60 GHz direct-conversion transceiver applications. |
本系統之摘要資訊系依該期刊論文摘要之資訊為主。