查詢結果分析
相關文獻
- VHDL Approach for Circuit Design of Fuzzy Inference System
- Circuit Design of Fuzzy Units for Implementation of Fuzzy System
- 除法器控制單元之設計
- The Design and Implementation of a Pipelined Multiplier Associated with a New Pass Transistor Asynchronous Control Unit
- An Expansible Fixed-Point Multiplier
- 利用改良的記憶體壓縮法和函數分離法設計餘數數字系統中的乘法器
- Large Signal Analysis of Low-Voltage BiMOS Analog Multipliers Using Fourier-Series Approximations
- A Uniform VLSI Architecture for Modulo n Adder/Subtracter and Multiplier
- 快速捲積運算之高效能VLSI設計
- A Four-Quadrant Multiplier Circuit Based on Current Followers
頁籤選單縮合
題名 | VHDL Approach for Circuit Design of Fuzzy Inference System=模糊推理系統之VHDL電路設計 |
---|---|
作者 | 李俊賢; 巫芳萍; | 書刊名 | 新埔學報 |
卷期 | 20 民92.09 |
頁次 | 頁172-182 |
分類號 | 448.532 |
關鍵詞 | 除法器; 法則啟動強度; 模糊推理系統; 歸屬程度; 乘法器; Arithmetic divider; Firing strength; FPGA; Fuzzy inference system; FIS; Membership degree; Multiplier; VHDL; |
語文 | 英文(English) |