查詢結果分析
相關文獻
- The Design and Implementation of a Pipelined Multiplier Associated with a New Pass Transistor Asynchronous Control Unit
- Modeling of Multi-stage Power CMOS Transmission Gate Switched-capacitor Step-down/Up DC-DC Converter
- 傳輸閘積體電話之製作
- 智慧電網網路實體隔離技術研析
- 智慧電網網路實體隔離解決方案
- Modeling of CMOS-Transmission-Gate-Based Switched-Capacitor Boost DC-AC Inverter
- 超低電壓300MHz 8X8管線式乘法器之設計
頁籤選單縮合
題名 | The Design and Implementation of a Pipelined Multiplier Associated with a New Pass Transistor Asynchronous Control Unit=使用傳輸閘之新型非同步控制器與管線式乘法器之設計與實現 |
---|---|
作者姓名(中文) | 江正雄; 廖俊堯; | 書刊名 | Proceedings of the National Science Council : Part A, Physical Science and Engineering |
卷期 | 23:6 1999.11[民88.11] |
頁次 | 頁744-750 |
分類號 | 448.57 |
關鍵詞 | 傳輸閘; 非同步控制器; 管線式乘法器; Asynchronous circuit; Booth decoder; Bounded delay model; Clock skew; Delay insensitive; Micropipiline; Muller C-element; Pass transistor; Pipelined multiplier; Quasi delay insensitive; |
語文 | 英文(English) |
英文摘要 | Due to advances in very large scale integrated circuit (VLSI) technology, the chip area of integrated circuits (IC) has increased significantly. However, power efficiency and performance have not proportionally improved. The main reason is the very high capacitive load of the global clock. On the other hand, the asynchronous circuit needs no global clock and it can overcome the difficulties that are met in synchronous circuit design. This paper describes a technique for asynchronous circuit design which uses a new asynchronous control unit that is composed of pass transistors. This asynchronous control unit has the advantages of simplicity and ease of implementation. We used the Taiwan Semiconductor Manufacturing Company (TSMC) 0.6 mm single-poly double-metal process to design and implement an 8-b?-b pipelined multiplier associated with an asynchronous control unit. HSPICE simulation results show that the feed through rate of the inputs can be as high as 250 MHz. |
本系統之摘要資訊系依該期刊論文摘要之資訊為主。