查詢結果分析
相關文獻
- Lossless Buffer Requirement of ATM Shared Memory Switch Under Enforced Traffic
- Design and Implementation of a Fault Tolerant ATM Switch
- BEX-VCS STM-4中繼模組硬體設計
- BEX-VCS DS3用戶中繼模組硬體設計
- VTOA之原理與應用
- 寬頻交換機系統-VPX DS-3速率用戶介面之硬體設計
- 寬頻交換機系統-VPX之容錯用戶/中繼處理機設計
- An Extended Omp Architecture for Atm Switch System
- USOSS之交換機指令廣播簡介
- ADSL高速網路架構
頁籤選單縮合
題 名 | Lossless Buffer Requirement of ATM Shared Memory Switch Under Enforced Traffic=話務量受管制之ATM記憶體共享式交換機內緩衝量需求 |
---|---|
作 者 | 吳中實; 郭芳璋; | 書刊名 | Journal of the Chinese Institute of Electrical Engineering |
卷 期 | 5:2 1998.05[民87.05] |
頁 次 | 頁125-132 |
分類號 | 448.6 |
關鍵詞 | 非同步傳輸; 交換機; 記憶體需求; ATM; Switch; Buffer requirement; |
語 文 | 英文(English) |
中文摘要 | 漏桶式機制及其參數常用於宣告和管制非同步傳輸網路中訊號量,本論文探討受 漏桶式控制器管制後之訊務源進入系統後之特性,在無封包損失條件下,我們推導出交換機 中最大佇列長度及最大延遲時間之上限,並且證明每個控制器中的符記必須同時產生及每訊 務源同步傳送封包之條件下才能得到這些上限,這些結果可作為訊務允入控制及網路資源分 配之參考。 |
英文摘要 | Leaky Bucket based traffic parameters are widely used for traffic declaration and monitoring (enforcing) in ATM networks. In this article, we investigate the characteristics of a system in which all traffic sources are policed by a Leaky Bucket enforcer before entering the network. In addition to mean cell rate, peak cell rateof traffic is also taken into consideration. We examine the worst output pattern from the leaky bucket and derive performance bounds of maximum queue leangth and maximum waiting time for the shared memory ATM switch at zero cell loss. Both quantities are obtained as all sources transmit cells according to the pattern of absolute synchronous transmission under coincident token-generating conditions. These results can be used as references for call admission control and resource allocation. |
本系統中英文摘要資訊取自各篇刊載內容。