頁籤選單縮合
題名 | Design and Implementation of a Fault Tolerant ATM Switch |
---|---|
作者姓名(中文) | 王國禎; 林鳳銘; | 書刊名 | Journal of Information Science and Engineering |
卷期 | 15:4 1999.07[民88.07] |
頁次 | 頁521-541 |
專輯 | Special Section on Computer Communication Networks |
分類號 | 448.6 |
關鍵詞 | 非同步傳輸模式交換機; ATM switch; Broadband ISDN; Fault tolerance; Fault tolerant switching element; Multistage interconnection network; Redundant path; |
語文 | 英文(English) |
英文摘要 | In this paper, we propose a new method to build a fault tolerant ATM switch. Using this method, we can build an ATM switch which has two disjoint paths between each input/output pair. The key component in the proposed switch is a 2*2 FTSE (Fault Tolerant Switching Element), which can be used as the basic building block for high speed ATM switches. The design of the FTSE-based fault tolerant ATM switch is based on a multi-path, self-routing principle. In terms of modularity, the proposed FTSE is suitable for building any multistage interconnection network (MINs). Thus, we can construct an MIN which has two levels of fault tolerance ability, and in which the redundant paths are in proportion to the network size. From the results of mathematical analysis, we conclude that our ATM switch uses fewer switching elements and has more redundant paths than other comparable ATM switches. The ATM switch is described using VHDL. By means of VHDL simulation, we verify the functionality of the switch. We have also synthesized the ATM switch to evaluate its delay and area. The experimental results demonstrate that the reliability/cost ratio of the fault tolerant FTSE-based ATM switch is better than those of other comparable switches. |
本系統之摘要資訊系依該期刊論文摘要之資訊為主。