查詢結果分析
來源資料
相關文獻
- CAD Automatic Design of Multiple Level NOR Gate Networks Using Permissible cubes and Cascade Digraph
- Mathematical Modeling of a Dual-banyan Switch in ATM Networks
- 多階層高功率變頻器簡介
- 建構網際網路資料庫體系之選擇模式
- 兩階層分配系統存貨水準訂定之研究
- 整合多供應商之三階損耗性商品存貨模式
- 多輸出邏輯網路化簡方法研究
- CAD Automatic Design of Multilevel NAND Gate Networks Using Permissible Cubes and PCRM Graph
- 邏輯網路(組合與時序)布爾矩陣模式建立及系統設計
- 新型三相五階層換流器之研製
頁籤選單縮合
題 名 | CAD Automatic Design of Multiple Level NOR Gate Networks Using Permissible cubes and Cascade Digraph=零壹交替法多階層NOR邏輯網路之簡化與合成及CAD設計 |
---|---|
作 者 | 陳兩嘉; 陳秀雄; | 書刊名 | 中原學報 |
卷 期 | 21 1992.12[民81.12] |
頁 次 | 頁136-150 |
分類號 | 448.6 |
關鍵詞 | 多階層; 零壹交替法; 邏輯網路; 零與壹交替表; 串接方面性圖; 可允許素基項; Permissibllcubes; Original cell; Cascade Digraph; Zero-one-interaction map; |
語 文 | 英文(English) |
中文摘要 | 本論文是設計一計算機輔助系統,以快速設計和化簡多層反或閘(NOR Gate)邏輯網路。輸入任何一數位函數,利用吾人所發展之計算機輔助軟體工具,以快速設計出所需要之多層反或閘邏輯網路。本軟體工具並具有自動網路化簡和自動層次化簡功能。先利用吾人創立之"零與壹交替表(ZeroOne-Interaction map)" ,用吾人推演之演算方法尋取設計所需各層網路之可允許素基項(Permissible cubes)'以建立各反或閘之輸入變數。吾人建立獨特之串接方向性圖( Cascade-Digraph) 做計算機資料結構,以自動尋取可允許素基項。本軟體工具能接受任何數目之輸入正變數(Noninverted input variables) ,對輸入變數多的邏輯網路設計更具快速設計功能。文中並舉設計例以驗證本軟體工具之快述和簡便性。該例示出,只須用陸只反或閘,如用傳統邏輯設計則須用玖只反或閘。 |
英文摘要 | A computer-aided design procedure for the automatic design of multiple level NOR gate logic networks as encountered in the synthesis of VLSI logic circuits is presented in this paper. A fast and very powerful technique using logic Zero-One-Interaction of permissible cubes is among the salient features in our developed synthesizing algorithm for NOR logic network. Only non-inverted inputs are involved in this automatic NOR gate network design technique. Hence, less NOR gates are required in the synthesized logic network. The developed algorithm for the automatic design of NOR logic networks is feasible for any number of input variables. The algorithm is implemented in C language using software approach of our developed powerful data structure, Cascade-Digraph, to generate automaticaIIy the set of required permissible cubes. The automatic level reduction of logic gates using software CAD approach is also given in this paper. The algorithms in this peper provide the CAD automatic synthesis of nearIy minimal multiple level NOR gate logic networks. An example is given in this paper as shown in figure 10. Only six NOR gates are required using our developed toolof multiple level NOR synthesis. It requires 9 NOR gates using conventional logic design. |
本系統中英文摘要資訊取自各篇刊載內容。