查詢結果分析
來源資料
相關文獻
- 應用於數位儲存示波器之DC-to-5 GHz可調增益放大器設計
- Two KHN Filters Employing DDCC
- Voltage-mode Universal Biquadratic Filter Using Current-feedback Amplifiers
- Synthesis of a Biquadratic Transadmittance Filter
- 數位儲存示波器(DSO)
- 數位儲存示波器
- New Grounded-Capacitor Grounded-Resistor Controlled Universal Filter Using Current-Feedback Amplifiers
- An Analog Signal Sample Delay Circuit Based on Current Mode Switched-Capacitor Circuit
- Application of the S-domain Right-half-plane Poles to Construct Oscillator
- 評估示波器的取樣率vs.取樣真實度(1):最小所需取樣率
頁籤選單縮合
題名 | 應用於數位儲存示波器之DC-to-5 GHz可調增益放大器設計=Design of DC-to-5 GHz Variable Gain Amplifier for High Speed DSO |
---|---|
作者 | 葉宇利; 郭建男; 李青峰; 陳俊仁; Yeh, Yu-lee; Kuo, Chien-nan; Lee, Ching-feng; Chen, Kevin; |
期刊 | 電腦與通訊 |
出版日期 | 20150900 |
卷期 | 163 2015.09[民104.09] |
頁次 | 頁36-41 |
分類號 | 448.5 |
語文 | chi |
關鍵詞 | 可調增益放大器; 數位儲存示波器; 回授放大器; Variable gain amplifier; VGA; Digital storage oscilloscopes; DSO; Cherry-hooper amplifier; |
中文摘要 | 本論文說明如何為頻寬高達 5 GHz之數位儲存示波器 (Digital Storage Oscilloscope, DSO)設計其類比前端可調增益放大器,設計困難點在於 DC到5 GHz的頻帶內,需要完成超寬頻及低失真設計,本論文採用 Cherry-Hooper放大器架構,達成 -2 dB到37 dB的可調增益範圍、頻寬內增益平坦度小於 1 dB、及頻寬內二階與三階諧波失真小於 40 dBc,此電路是利用 TSMC 0.35μm SiGe製程加以設計實現。 |
英文摘要 | This paper presents the design of a variable gain amplifier for the front-end circuitry of 5-GHz high-speed digital storage oscilloscopes (DSO). The design challenge includes wide bandwidth and low distortion over the frequency range from DC to 5 GHz. The Cherry-Hooper amplifier configuration is used to tackle the issues. The designed variable gain covers the range from -2 to 37 dB. The gain flatness carries out ripples less than 1 dB. The circuits are implemented in TSMC 0.35μm SiGe technology. |
本系統之摘要資訊系依該期刊論文摘要之資訊為主。