查詢結果分析
來源資料
相關文獻
- Synthesis of a Biquadratic Transadmittance Filter
- Two KHN Filters Employing DDCC
- Synthesis of a Universal Biquadratic Transimpedance Filter
- A New Current-Controlled Multiple-Output Current-Conveyor
- Table-Based Linear Transformation Filters Using Current Conveyors
- Voltage-mode Universal Biquadratic Filter Using Current-feedback Amplifiers
- Current Conveyors Based Current-Mode Universal Biquadratic Filter
- Current-Mode Biquad Using Two CFCCII抅s
- Sinusoidal Oscillators Using Current Conveyors
- A Novel Transformation Method from OTA Circuits to DVCC-Based Circuits
頁籤選單縮合
題名 | Synthesis of a Biquadratic Transadmittance Filter=雙二階轉導濾波器的合成 |
---|---|
作者 | 侯俊禮; 王清平; 黃振權; Hou, Chun-li; Wang, Ching-ping; Huang, Chen-chuan; |
期刊 | 中原學報 |
出版日期 | 20050300 |
卷期 | 33:1 民94.03 |
頁次 | 頁75-79 |
分類號 | 448.533 |
語文 | eng |
關鍵詞 | 電流差分緩衝放大器; 正型差動差分放大器; 電流回授放大器; 正型與負型第二代電流傳輸器; 雙二階濾波器; 電流傳輸器; CDBA; DDCC+; CFA; CCⅡ±; Biquadratic filter; Current conveyors; |
中文摘要 | 本篇論文使用了四種型態的電流式元件以避免不必要的端點,這四種型態的元件分別是:電流差分緩衝放大器 (CDBA)、差動差分電流傳輸器 (DDCC)、電流回授放大器 (CFA) 及第二代電流傳輸器 (CCII),並且用他們來合成一個新的雙二階轉導濾波器。其中,電路中的所有電容器和電阻器皆為接地的狀態,因此,適合於IC的製作。此外,本電路還有高輸入/高輸出阻抗、較低的靈敏度等優點,並可經由被動元件值的大小來控制w0和Q值。在本文所舉的例子中,主動元件皆以Hspice並套用0.5微米CMOS製程來模擬電路,由模擬結果證明了理論與模擬值是相符的。 |
英文摘要 | This paper focuses on a novel biquadratic filter using five kinds of current-mode active elements which are the current differencing buffered amplifier (CDBA), plus-type of differential difference current conveyor (DDCC+), current feedback amplifier (CFA) and plus-type and minus-type of second generation current conveyor (CCII? to eliminate the redundant terminals. Furthermore it uses two capacitors and eight resistors. All capacitors and resistors in the circuit are grounded and suitable for integrated circuit implementation. The circuit of the proposed filter offers several advantages, such as high input and output impedances, low sensitivities to passive elements, and of use in controlling w0 and Q with the values of capacitors and resistors, respectively. An example is given. The active devices of the proposed circuit have been simulated by Hspice using 0.5 mm CMOS technology. |
本系統之摘要資訊系依該期刊論文摘要之資訊為主。