查詢結果分析
來源資料
頁籤選單縮合
題 名 | 5.2GHz Ultra Low Power QVCO with Back-Gate Coupling=5.2GHz超低功率背閘極耦合正交壓控振盪器 |
---|---|
作 者 | 蔡明傑; 張飛明; | 書刊名 | 臺北科技大學學報 |
卷 期 | 39:1 民95.03 |
頁 次 | 頁29-35 |
分類號 | 448.5 |
關鍵詞 | 壓控振盪器; 背閘極; VCO; Back-gate; |
語 文 | 英文(English) |
中文摘要 | 本篇論文旨在設計一全新架構之正交電壓控制振盪器,其利用新型仍保有電流再利用優點之半互補交叉耦合對的架構,搭配上背閘極耦合的觀念,將互補式四相位兩組耦合壓控振盪器所需要的十六個晶體數目減少為四個,並且有效的將消耗功率及相位雜訊降至最低。在模擬及LAYOUT 的過程中皆是利用臺積電所提供的0.18µm 1P6M CMOS model 來完成。在消耗功率僅2.86mW 情況下,此四相位壓控振盪器工作於5.28GHz 得到相位雜訊-117.758 dBc/Hz @ 1M offset。 |
英文摘要 | This research mainly focuses on the design of a novel QVCO with properties of low power, low phase noise & compact size. The new topology consists of the semi-complementary cross-coupled pair with advantage of DC re-use and a concept of back-gate coupling, where the back-gates of the core transistors are used as coupling terminals. Through this topology, the 16 transistors of a complementary differential QVCO can be reduced to 4, as well as the decrease of power dissipation and additional noise contribution. A QVCO based on the proposed topology is implemented with TSMC 0.18 µm technology for 5.28G operation and measurement shows the phase noise of -117.758 dBc / Hz @ 1MHz offset with power consumption only 2.86 mW. |
本系統中英文摘要資訊取自各篇刊載內容。