查詢結果分析
來源資料
相關文獻
- Vlsi Architecture Design of a High Performance Clustering Analyzer
- 個人電腦影像處理技術應用於即時車輛面式偵測
- 模糊性拜占庭協議[Byzantine Agreement]初探
- PASS認知歷程模式在國小閱讀障礙兒童認知歷程分析上之應用
- 摺疊式超立方體上完全二元樹嵌入的性質
- 改良式以分散數學為基礎之反離散餘弦函數轉換
- 在超立方體平行計算機上利用8×8分割之碎形影像壓縮的平行化計算之研究
- Classification of Water Masses and Sound-Scattering Layer Biomass in the Waters off Northeastern Taiwan Using a Fuzzy Clustering Method
- A Fuzzy Document Retrieval System based on Concept Networks and Cluster Analysis
- 臺灣中部地區空氣品質預測之探討
頁籤選單縮合
題名 | Vlsi Architecture Design of a High Performance Clustering Analyzer=高效能聚類分析之架構設計 |
---|---|
作者 | 賴茂富; | 書刊名 | 華岡工程學報 |
卷期 | 11 1997.06[民86.06] |
頁次 | 頁23-32 |
分類號 | 448.57 |
關鍵詞 | 聚類分析; 平行處理; |
語文 | 英文(English) |
中文摘要 | 聚類分析通常使用在影像處理與標形辨識,本文提出一種新的VLSI架構,以提高 聚類分析之處理速度,並大量減少電路之複雜度,故利用此種新的方法,可以實現高效能聚 類分析之 VLSI 設計。 |
英文摘要 | Clustering analysis is an important technique in image processing and pattern recognition. The squared-error clustering algorithm is the most well-known method in clustering analysis. Recent progress in VLSI technology stimulates the idea to implement the squared-error clustering algorithm by hardware for high speed application. This paper presents a high performance VLSI architecture for the squared-error clustering algorithm. The architecture can reduces the huge number of processing elements which are required by other architectures. In addition, the time complexity of our architecture is lower than other architectures. The VLSI implementation for high performance clustering analyzers can be realized with considerately less circuit complexity based on this novel architecture. |
本系統之摘要資訊系依該期刊論文摘要之資訊為主。