頁籤選單縮合
題名 | 適用於嵌入式硬體平臺之色彩空間轉換器設計=A Cost-Efficient VLSI Architecture for Color Space Conversion Processors |
---|---|
作者 | 夏至賢; 孔燕; 張智貞; | 書刊名 | 中正嶺學報 |
卷期 | 45:2(A) 2016.11[民105.11] |
頁次 | 頁133-142 |
分類號 | 471.673 |
關鍵詞 | 影像色彩處理器; 色彩空間轉換; 管線架構; 摺疊架構; Image color processor; Color space conversion; Pipeline architecture; Folded architecture; |
語文 | 中文(Chinese) |
中文摘要 | 一般在設計色彩空間轉換器(Color Space Conversion, CSC)時,因為RGB 三原色的關係在超 大型積體電路(Very Large Scale Integration, VLSI)設計時會使用較多的暫存器(Register)進而產生 其硬體成本的增加。有鑑於此,本研究提出了一個管線架構(Pipelining architecture)並配合摺疊架 構(Folding architecture)的設計,應用於RGB 轉換至YCbCr 色彩空間;在改良架構中以管線處理 的步驟,將其處理優化,並利用三原色非同步處理的特性配合摺疊架構成一組管線架構,使其 具有即時性、高硬體使用率、以及低成本的特性。最後,本文使用Xilinx FPGA 實現,將實際的 RGB 資料經由本系統做轉換並處理後的YCbCr 值與其理論值比較,得到較低的誤差平均值為 Y=0.231%、Cb=0.221%、Cr=0.149%、減少暫存器使用量為36.59%以及減少邏輯元件的使用量為 67.57%。 |
英文摘要 | During general Color Space Conversion (CSC), the Red, Green, and Blue (RGB) color model in VLSI requires many registers and thus is associated with high hardware-related costs. This study proposed a folded and pipeline architectures in which RGB was converted into a YCbCr color space. The new design included optimized pipeline processing and independent processing of RGB channels and had higher instantaneity, hardware usage, and cost-efficiency. Finally, Xilinx FPGA was used to compare the actual RGB data and the converted and processed YCbCr values and theoretical values. The errors obtained were minimized to Y= 0.231%, Cb= 0.221%, and Cr= 0.149% and register usage and logical element usage were decreased to 36.59% and 67.57%, respectively. |
本系統之摘要資訊系依該期刊論文摘要之資訊為主。