查詢結果分析
來源資料
頁籤選單縮合
題名 | LTE小型基地臺之低延遲排程器設計=A Low-Latency Scheduler Design of LTE Small Cell |
---|---|
作者姓名(中文) | 林佑恩; 王淑賢; | 書刊名 | 電腦與通訊 |
卷期 | 161 2015.03[民104.03] |
頁次 | 頁93-100 |
分類號 | 448.6 |
關鍵詞 | LTE小型基地臺; 排程器; 媒體存取控制; LTE small cell; Scheduler; Medium access control; MAC; |
語文 | 中文(Chinese) |
中文摘要 | 本文回顧工研院 LTE小型基地台自有技術在 MAC層排程器的軟體架構,並分析排程器目前架構設計上可能面臨的問題,包括初傳與重傳的延遲、頻譜資源的使用效率,以及軟體實作時面臨的硬體資源限制,如記憶體使用量等。為了改善這些問題,文中提出了以子幀為預排單位的排程器設計,使得初傳和重傳延遲得以大幅下降,同時頻譜資源與記憶體的使用效率也獲得改善。經排程器新架構的實作後,從實際平台的量測數據來看,提供了應用層封包來回時間 3成的改善。 |
英文摘要 | The scheduler design of LTE Small Cell that is independently developed by ITRI is reviewed in this work. The performance of the scheduler is analyzed, including transmission latency and efficiency of radio resource and memory usage. A new subframe-based scheduling architecture is then proposed to improve the performance of the ITRI LTE Small Cell. Analytically, the transmission latency can be greatly reduced, and the efficiency of radio resource and memory usage can be significantly enhanced. The new scheduling architecture is implemented on TI6670 DSP platform, and the round-trip time measured by the application layer can be reduced by 30%. |
本系統之摘要資訊系依該期刊論文摘要之資訊為主。