查詢結果分析
來源資料
相關文獻
- 三維積體電路中的多核心晶片內網路容錯架構--使用冗餘路由器
- 矽穿孔與微凸塊容錯的三維記憶體通道內可重組式介面
- Applying Hashing Search and Fuzzy Fault-Tolerant Algorithms for the Fast Recognition of Multi-Font Printed Chinese Characters
- 模糊性拜占庭協議[Byzantine Agreement]初探
- 使用切換網路設計容錯多級交連網路
- 開發一個容錯資料庫系統
- On Finding Node-Disjoint Parallel Paths in Rotator Graphs
- Fault-Tolerant Q-Ary K-Cube Networks by Adding Extra Dimensions Based on Coding Theory
- Parallel Routing Paths in Chordal Rings
- A Fault-Tolerant Model for Replication in Distributed-File Systems
頁籤選單縮合
題 名 | 三維積體電路中的多核心晶片內網路容錯架構--使用冗餘路由器=Fault Tolerant Network-on-chip Architecture Using Router Level Redundancy for Manycore Systems in Three-dimensional ICs |
---|---|
作 者 | 張雍昌; 劉仲凱; 鄭昌信; | 書刊名 | 電腦與通訊 |
卷 期 | 141 2011.10[民100.10] |
頁 次 | 頁59-66 |
專 輯 | 3-D IC關鍵技術及應用專輯 |
分類號 | 448.57 |
關鍵詞 | 三維積體電路; 多核心系統; 晶片內網路; 容錯; Three-dimensional IC; 3-D IC; Manycore system; Network-on-chip; NoC; Fault tolerant; |
語 文 | 中文(Chinese) |
中文摘要 | 由於計算效能的要求提升、低功率消耗的控制以及無線寬頻的普及,已帶起可攜式3C產品需求的急速攀升。因應行動多媒體終端產品需提供更高的運算能力,近日含有數位訊號處理(Digital Signal Process; DSP)能力的異質多核心應用處理器(Application Processor; AP)與軟體開發成為最佳解決方案。但考量到晶片面積越來越大會造成良率偏低,尤其多核心晶片未來IC實現與封裝的必然趨勢將會走向三維晶片(3DIC)的結構。本文將介紹3D計畫中邏輯層與記憶體堆疊之三維晶片中的邏輯層設計與驗證方法,其中將依序介紹整體架構、低功耗設計(包含電源區塊劃分、低功耗設計元件分佈以及電源操作模式)以及驗證項目與方式。 |
英文摘要 | Because of the need of computing performance improvement, the control of low power consumption and the popularity of wireless broadband communication, the need of portable devices raises rapidly. In order to provide higher computing capability for mobile multimedia devices, the heterogeneous multicore application processor including the capability of DSP processing with its software development environment becomes the best solution. The chip area is getting larger and larger and the yield rate is low especially for the multicore chip. 3D architecture is an inevitable trend for the realization and package of IC in the near future. This paper will introduce the design and verification methodology of logic layer, which is stacking with the SRAM layer in the 3D IC project. It contains the whole chip architecture, low power design (including the division of power domain, distribution of low power design elements and introduction of power mode) and verification suite. |
本系統中英文摘要資訊取自各篇刊載內容。