頁籤選單縮合
題 名 | An Efficient Algorithm to Selectively Gate Scan Cells for Capture Power Reduction |
---|---|
作 者 | Rau, Jiann-chyi; Wu, Chung-lin; Wu, Po-han; | 書刊名 | 淡江理工學刊 |
卷 期 | 14:1 2011.03[民100.03] |
頁 次 | 頁39-48 |
分類號 | 448.537 |
關鍵詞 | Clock gating; Scan test; Low power scan test; Full-scan testing; Design for testability; Yield loss; |
語 文 | 英文(English) |
英文摘要 | Abstract Recently, power dissipation in full-scan testing has brought a great challenge for test engineers. In addition to shift power reduction, excessive switching activity during capture operation may lead to circuit malfunction and yield loss. In this paper, a new algorithm is proposed with using clock gating technique on a part of the scan cells to prevent the internal circuit from unnecessary transitions. These scan cells are divided into several exclusive scan groups. For each test vector, only a portion of the scan groups are activated to store the test response per capture cycle. The proposed method can reduce the capture power dissipation without any influence on fault coverage or testing time. Experimental results for ISCAS’89 benchmark circuits show that the capture power reduction in test sequence can up to 55%. |
本系統中英文摘要資訊取自各篇刊載內容。