頁籤選單縮合
題名 | An Efficient Parallel Adder Based Design for One Dimensional Discrete Fourier Transform=運用迴旋式演算法與並列加法實現之一維離散傅立葉轉換硬體架構電路設計 |
---|---|
作者 | 郭峻因; | 書刊名 | Proceedings of the National Science Council : Part A, Physical Science and Engineering |
卷期 | 24:3 2000.05[民89.05] |
頁次 | 頁195-204 |
分類號 | 448.532 |
關鍵詞 | 迴旋式演算法; 並列加法; 一維離散傅立葉轉換; 硬體架構電路設計; Discrete fourier transform; Cyclic convolution; Parallel adder-based realization; |
語文 | 英文(English) |
英文摘要 | This paper presents a new efficient parallel adder (PA) based design for the one-dimensional (1-D) any-length discrete Fourier transform (DFT). Using the Chirp- Z transform, the author develops an algorithm which can formulate the 1-D any- length DFT as cyclic convolutions. This algorithm exhibits higher flexibility in the transform length as compared with the existing approaches to prime length DFT or power-of-two DFT designs. In addition, the proposed design exploits the good feature of cyclic convolution to maximize intermediate data utilization in computing the output samples in a given DFT. Moreover, the proposed design uses parallel adders instead of multipliers as well as the Booth encoding scheme in the hardware realization for the sake of reducing the hardware cost. For example, in the case of 16- bit data wordlength, the proposed design can reduce the gate area by 30% to 90% as compared with the existing different DFT designs. In summary, the presented design has the benefits of low hardware cost, low input/output (I/O) cost, high computing speed and flexibility in the transform length. |
本系統之摘要資訊系依該期刊論文摘要之資訊為主。