查詢結果分析
相關文獻
頁籤選單縮合
題 名 | A Logical Fault Model for Library Coherence Checking |
---|---|
作 者 | Tung,Shing-wu; Jou,Jing-yang; | 書刊名 | Journal of Information Science and Engineering |
卷 期 | 14:3 1998.09[民87.09] |
頁 次 | 頁567-586 |
分類號 | 448.57 |
關鍵詞 | Verification; Fault model; Port order fault; POF; Cell library; Coherence checking; Test pattern generation; |
語 文 | 英文(English) |
英文摘要 | A library is the basis of modularized design flow. Most operations of CAD tools are based on cell definitions in a library. In this paper. we first give a definition of a library and describe the complexity of library verification. A unified automatic test pattern generation and verification environment is then proposed. The amount of library data coherence checking is reduced to functional simulation on different views of the cells. In order to reduce the number of test vectors and the amount of simulation time, a Port Order Fault (POF) model is proposed. Using the POF model and the sensitized path approach [1] to generate test vectors, the proposed approach could effectively reduce the complexity of the functional test vectors from O(2□) )to O(n) for cells with n inputs. Using the POF model, the test sequence can also detect timing inconsistency under the verification environment. |
本系統中英文摘要資訊取自各篇刊載內容。