頁籤選單縮合
題名 | Accurate TSV Number Minimization in High-Level Synthesis= |
---|---|
作者 | 李志宏; 黃世旭; 程駿華; Lee, Chih-hung; Huang, Shih-hsu; Cheng, Chun-hua; |
期刊 | Journal of Information Science and Engineering |
出版日期 | 20110900 |
卷期 | 27:5 2011.09[民100.09] |
頁次 | 頁1527-1543 |
分類號 | 448.532 |
語文 | eng |
關鍵詞 | Electronic design automation; High-level synthesis; Three dimensional integration circuits; Layer assignment; Through silicon via; |