頁籤選單縮合
題 名 | Inductorless CMOS Receiver Front-End Circuits for 10-Gb/s Optical Communications |
---|---|
作 者 | Chen, Hsin-liang; Chen, Chih-hao; Yang, Wei-bin; Chiang, Jen-shiun; | 書刊名 | 淡江理工學刊 |
卷 期 | 12:4 2009.12[民98.12] |
頁 次 | 頁449-458 |
分類號 | 448.5 |
關鍵詞 | Transimpedance amplifier; Limiting amplifier; Inducorless; Optical communication; |
語 文 | 英文(English) |
英文摘要 | In this paper, a 10-Gb/s inductorless CMOS receiver front end is presented, including a transimpedance amplifier and a limiting amplifier. The transimpedance amplifier incorporates Regulated Cascode (RGC), active-inductor peaking, and intersecting active feedback circuits to achieve a transimpedance gain of 56 dBand a bandwidth of 8.27 GHz with a power dissipation of 35 mW. The limiting amplifier employs interleaving active feedback to achieve a differential voltage gain of 44.5 dB and a bandwidth of 10.3 GHz while consuming 226 mW. Both circuits are realized in 0.18-m CMOS technology with a 1.8-V supply. |
本系統中英文摘要資訊取自各篇刊載內容。