頁籤選單縮合
題 名 | Architecture for Real-time HDTV Video Decoding |
---|---|
作 者 | Wang,Nien-tsu; Ling,Nam; | 書刊名 | 淡江理工學刊 |
卷 期 | 2:2 1999.11[民88.11] |
頁 次 | 頁53-60 |
分類號 | 448.88 |
關鍵詞 | HDTV; Video compression; MPEG-2; DCT; |
語 文 | 英文(English) |
英文摘要 | In this paper we present an architecture for digital HDTV video decoding based on dual decoding data paths controlled in a block layer synchronization manner and an efficient write-back scheme for anchor pictures. Unlike other decoding approaches such as the slice bar decoding method and the crossing-divided method, this scheme eliminates many problems, such as the memory access contention problem and the enormous extra local memory required. Our problem and the enormous extra local memory required. Our simulation shows that with an 81 MHz clock, our architecture uses fewer than the 332-cycle upper bound for MPEG-2 MP@HL real-time decoding for each macroblock. |
本系統中英文摘要資訊取自各篇刊載內容。