查詢結果分析
相關文獻
頁籤選單縮合
題 名 | Rapid Prototyping of Hardware/Software Codesign for Embedded Signal Processing |
---|---|
作 者 | Hwang,Yin-tsung; Wang,Yuan-hung; Hwang,Jer-sho; | 書刊名 | Journal of Information Science and Engineering |
卷 期 | 14:3 1998.09[民87.09] |
頁 次 | 頁605-632 |
分類號 | 448.57 |
關鍵詞 | Hardware/software codesign; Communication interface; Embedded system; Hardware/software partitioning; Hardware description language; Target board; Rapid prototyping; Field programmable gate array; |
語 文 | 英文(English) |
英文摘要 | In this paper, we propose a target board architecture suitable for embedded signal processing applications based on hardware software codesign. The target board, which serves as a system attached to a host PC via a PCI bus interface) contains a TMS320C30 DSP processor and up to four Xilinx XC5204 FPGAs. The software and hardware sections of the codesign can be easily implemented using C and VHDL programming in the C30 processor and FPGAs. respectively. Based on the proposed target board architecture, the interface circuitry and the communication protocols between the hardware (FPGAs) and software (C30) sections are first derived. The interface circuitry is described in VHDL code and will be added to the FPGA design for high level synthesis. Five types of HW/SW communications are supported. A HW/SW codesign flow is also exploited, and a partitioning verification procedure is developed. To illustrate the merits of the proposed system, a HW/SW codesign implementation example based on the G.728 LD-CELP decoder for speech compression is described. |
本系統中英文摘要資訊取自各篇刊載內容。