頁籤選單縮合
| 題 名 | 使用部分商規零件之長任務周期太空級導航接收機的游離輻射測試與SEE減緩策略=TID Testing and SEE Mitigation Approach of a Long Mission Life GPS Receiver Using COTS Parts |
|---|---|
| 作 者 | 鄭竣吉; 林辰宗; 陳宗麟; | 書刊名 | 航測及遙測學刊 |
| 卷 期 | 19:4 2015.02[民104.02] |
| 頁 次 | 頁313-325 |
| 專 輯 | 遙測衛星II |
| 分類號 | 448.813 |
| 關鍵詞 | 硬體導航接收機; 軟體導航接收機; 商用現成; 射頻前端; 數位信號處理器; Hardware GPSR; Software GPSR; COTS; RFFE; DSP; |
| 語 文 | 中文(Chinese) |
| 中文摘要 | 與傳統的硬體導航接收機平台(Hardware GPSR)相比,軟體導航接收機(Software GPSR)平台更適合在研究和開發。其原因在於的軟體導航接收機可以在不需要修改硬體設計的狀況下動態地透過程式的修改程式碼以進行演算法的更新或者是相關的功能或介面。然而,新增的功能或者是更新的演算法是否能即時的處理,取決於硬體的計算能力。而使用高性能的數位信號處理裝置是軟體導航接收機的設計重點之一。 太空用導航接收機或者電子元件因為需要存活在嚴苛的太空環境中,尤其是游離輻射環境與是高能粒子輻射環境,所以需要特殊的高可靠度電子零件,一般常用的解決方式是使用經過大量測試驗證的太空等級的電子零件,不過,大部分高性能的電子零件並沒有通過太空等級的驗證。 在這篇研究報告中提出了使用兩種使用商用現成(Commercial off-the-shelf /COTS)電子零件的衛星導航接收機設計,並透過游離輻射驗證以及減緩高能粒子效應電路設計,証明其存活在太空的可行性,而這兩種方案的COTS零件都包含射頻前端模組(RF Front-end/RFFE)和數位信號處理器(Digital Signal Processor/DSP),主要是因為其對於導航接收機的性能、尺寸、重量和交貨時間上都比使用太空等級零件的導航接收機更具優勢。 |
| 英文摘要 | Compared to conventional hardware GPS receivers (GPSR), software GPS receivers are more suitable for research and development. Software GPS receivers can be dynamically programmed in software to reconfigure the characteristics of GPS receiver and new algorithms can easily be integrated without changing the design of the hardware. However, the most important issue for this approach is the computational load. It can be solved by using the high performance state-of-art digital signal processor. The harshness of space environment, such as Total Ionizing Dosage (TID), Single Event Effect (SEE), always cast certain thread to GPS receiver intended for space applications. Common resolution to cope with this thread is the robustness of space grade EEE parts toward those effects along with the protection of circuit design. Nevertheless, the most of the state-of-art EEE parts are not space qualified. In this study, certain Commercial Off The Shelf (COTS) parts such as COTS level RF Front-End (RFFE) and Digital Signal Processor (DSP) along with single event effect (SEE) mitigation circuit design, are considered in the proposed GPSR design for their advantages, such as availability, performance, size, weight and lead time, over regular space qualified ones. |
本系統中英文摘要資訊取自各篇刊載內容。